Since 2015, Matthias Gries develops high-bandwidth and non-volatile memory subsystems for scientific computing and data centers with focus on SoC digital design and performance evaluation at Huawei Technologies in Munich, Germany. From 2007 to '14, he drove the development of integrated hardware-software technologies for memory subsystems, manycore, and platform resource management at Intel in Braunschweig, Germany. Before, he spent three years at Infineon Technologies in Munich, Germany, implementing microarchitectures and programming views for network applications at the Corporate Research and Communication Solutions departments. He was a post-doctoral researcher at the University of California, Berkeley, in the Computer-Aided Design group, working on design methods for application-specific programmable processors from 2002 to '04. He received the Doctor of Technical Sciences degree from the Swiss Federal Institute of Technology (ETH) Zurich in 2001 for his work on the system-level design of a QoS network processor. He received the Dipl.-Ing. degree in electrical engineering from the Technical University Hamburg-Harburg, Germany, in 1996, working on reconfigurable architectures for video processing.

His interests include hardware architectures, design methods, and support in the software stack for tailoring platform solutions, application-specific processors and MP SoCs, network processing, and system-level design.

M. Gries home